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Abstract 
In this paper, the logic structure of a universal VLSI chip called the 
symbol-slice Reed-Solomon (RS) encoder chip is presented. An RS encoder can 
be constructed by cascading and properly interconnecting a group of such VLSI 
chips. As a design example, it is shown that a (255,223) RS encoder requir-
ing around 40 discrete CMOS IC ' s may be replaced by an RS encoder consisting 
of four identical interconnected VLSI RS encoder chips. Besides the size ad-
vantage, the VLSI RS encoder also has the potential advantages of requiring 
less power and having a higher reliability. 
I. Introduction 
Reed-Solomon (RS) codes [1] are non-binary BCH codes. These codes can 
correct both random and burst errors over a communication channel. Recently 
concatenated coding systems using RS codes as the outer codes have been pro-
posed for space communication to achieve very low error probabilities [2)-[7) . 
Several deep space flight projects such as the Voyager at Uranus encounter, 
the Galilee, and the International Solar Polar Mission (ISPM) have also con-
sidered using the concatenated RS/Viterbi channel coding scheme . Hence RS 
codes are quite important for space communications. 
The complexity of an RS encoder is proportional to the error-correcting 
capability of the code , the speed of the encoding, and the interleaving level 
used [4] . For reliable space communication there is a need to useRS codes 
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with large error-correcting capability and large interleaving level [4] , [5] , 
[8] . Hence one is especially interested in minimizing the complexity of RS 
encoders for space communication applications. In a spacecraft the power, 
size, and reliability requirements are usually quite severe. Thus there is 
considerable interest in a VLSI (Very Large Scale Integration) RS encoder 
which has the potential for significant savings in size, weight , and power 
while at the same time providing higher reliability over an RS encoder im-
plemented in discrete logic circuits. 
This paper introduces a symbol-sliced logic structure suitable for a 
VLSI implementation of RS encoders . By cascading and properly interconnect-
ing a group of such VLSI chips, each consisting of a fixed porLion of the 
encoder , it is possible to obtain an RS encoder with any desired error-
correcling capability and interleaving level. As a design example , it is 
shown that a (255 , 223) RS encoder requiring 40 discrete CMOS IC ' s may be 
replaced by an RS encoder consisting of four identical interconnected VLSI 
encoder chips. 
II. Reed-Solomon Encoding Procedures 
J An RS codeword has (2 -1) symbols, where each symbol has J hiLs . Of the 
(2J-l) symbols there are (2J - l-2E) information symbols and 2E parity-check 
symbols , where E is the number of symbols an RS code is able to correct. If 
one treats the (2J-l -2E) information symbols as the coefficients of the poly-
nomial 
f(x) 2E ( X S J + 
2 - l-2E 
where s. is the ith transmitted symbol, then the 2E parity- check symbols can 
l 
be obtained as the coefficients of the remainder of 
f(x)/g(x) 
where g(x) is the generator polynomial (9] of the code . Usually g(x) is 
defined as 
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2E 
g(x) = n 
i=l 
i (x-a ) 
2E 
=L gj xj 
j=o 
where a is a primitive element of the Galois field GF(2J), and g.'s are the 
J 
coefficients of g(x) with g 2E = 1. The generator polynomial defined above 
does not have symmetrical coefficients, i.e., 
0, 1, 2,----, 2E. 
A block diagram of an RS encoder which generates the remainder of 
f(x)/g(x) is given in Fig. 1. The switches in Fig. 1 are normally in the 
"ON" position until the last information symbol gets into the encoder. At 
this moment all switches are switched to the "OFF" position and the encoder 
is behaving like a long shift register. The output of the encoder is then 
taken from the output of the last shift register. Note that in Fig. 1 2E 
multipliers are needed in the encoder. 
To reduce the number of multipliers needed, a special class of the 
generator polynomial which has symmetrical coefficients was proposed by 
Berlekamp [10]. This generator polynomial is defined as 
2J-l+E-l 2E 
n i L g .xj g(x) (x-a ) J 
J-1 i=2 -E j=o 
where 
1. 
Note that since g = 1, only E multipliers are needed. Thus using this new 
0 
generator polynomial will reduce the number of multipliers required by one-
half. 
There are several schemes for interleaving the RS codes [5]. One scheme 
illustrated in Fig. 3 as " Interleave B" requires memory only for the parity-
check symbols in the encoder is described as follows. In this scheme the 
input bits are grouped into J-bit symbols and transmitted in their natural 
th 
order. However every I symbol belongs to the same codeword, where I is 
-
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the interleaving depth used. Thus I codewords make up such an interleaved 
code block. After the information symbols are transmitted, the parity-check 
symbols of each interleaved codeword are then transmitted. 
If interleaving is used, then the encoder logic structure is the same as 
shown in Fig. 1, except now each J-bit shift register is replaced by an 
I x J - bit shift register. As an example, a block diagram of a (255,223) 
RS encoder with interleaving level I and generator polynomial 
143 
g(x) n 
i=l12 
i (x-a ) 
where a= 2 in GF(28), which is generated by the primitive polynomial 
8 4 3 2 
X + X + X + X + 1, 
is shown in Figure 4. Note that a generator polynomial with symmetrical co-
efficients is used here to save multipliers . 
III . Symbol-Slice VLSI RS Encoder Architecture 
A finite field multiplication is a quite complicated operation . There 
are basically three techniques for implementing a finite field multiplication . 
The first technique is to use log and antilog tables stored in read-only 
memories (ROM's) [4] . The second technique is to use a linear feedback shift 
register type of approach [9]. The third technique is to use the property of 
the trace in a finite field to form a smaller ROM look-up table [10]. Due to 
the advent of LSI ROM technology, techniques 1 and 3 are usually used in an RS 
encoder design optimized for discrete IC's. As an example a 400KHZ (255,233) 
RS encoder using the Berlekamp's approach [10] requires only around 40 CMOS 
IC's . 
When one is interested in further drastic reduction of the power and size 
of an RS encoder for high speed applications, one has to consider VLSI imple-
mentations. An RS encoder design optimized for discrete IC's usually does not 
have a modular structure . Hence when one uses such a architecture for VLSI 
layout, one has the following problems: 
(1) The design is too big to be put on one chip , 
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(2) If a multiple-chip approach is used, then one needs several chip 
designs, where each chip has an impractical number of input/ 
output pins. 
(3) The design is not modular . Therefore the design is not easy 
to adapt to other RS code parameters . 
Hence there is a need to find a VLSI logic structure which can alleviate the 
above problems. 
The repetitive architecture of the RS encoders shown in Figs . 1 , 2, and 
4, suggested that a symbol-slice type of VLSI chips, each one consisting of a 
fixed portion of the encoder, may be cascaded to form a complete RS encoder . 
Also to reduce the VLSI chip size, RS encoders using generator polynomials 
with symmetrical coefficients are preferred. Hence we will put emphasis on 
this type of VLSI RS encoder. 
As an example, we will design a VLSI encoder chip for a 255-symbol, 8-
bit per symbol, 16-error- correcting, RS code with an interleaving level of 5. 
The primitive polynomial used is 
8 4 3 2 
X + X + X + X + 1 
The generator polynomial for each codeword is 
143 
g(x) n 
i=112 
i (x-a ) 
where a = 2. The encoder logic structure for the above RS code parameter is 
identical to the one shown in Fig. 4, except now I = 5 . There are several 
ways of partitioning the RS encoder into four sections . One way which requires 
a minimum of input/outpu t pins is to include four rows of logic shown in Fig . 
4 into one section . Each section is then realized by a universal VLSI RS en-
coder chip . The logic structure of this universal chip is shown in Fig . 5. 
The entire VLSI encoder system, which consists of four identical VLSI RS en-
coder chips cascaded and properly interconnected together is shown in Fig . 6 . 
Each VLSI RS encoder chip has 24 pins. A detailed description of the VLSI RS 
encoder chip and the entire VLSI RS encoder system is described as follows : 
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3 .1 Generator Polynomial Coefficients Table 
Since a generator polynomial g(x) with symmetrical coefficients is used, 
the coefficients of x 0 is always 1. Hence there is no need for a multiplier 
to ;perate on this coefficient (see Fig . 4) . Consquently if the new generator 
polynomial is used, then one only needs E/N multipliers on each VLSI chip , 
where E is the error correcting capability of the code and N is the total 
number of chips required in a VLSI encoder system. In the design example , 
E = 16 and N = 4. Hence 4 multipliers are used on each VLSI RS encoder chip. 
To make the VLSI chip universal, all distinct coefficients except 1 of the 
generator polynomial are stored ln a read-only memory on the chip. In general, 
an ExJ-bit table is needed. In the design example E = 16, J 8. Hence a 
16 x 8-bit table is selected. The outputs of an ExJ-bit table is fed into N, 
E/N-to- one multiplexors . The outputs of the multiplexors are selected by 
log2N input pins called the "chip select" or "G select" pins . These outputs 
are then fed into the inputs of the E/N multipliers. In the design example 
two " G select" pins (pins 2.! and 23) and four, four-to-one multiplexors are 
used . The 16 x 8 table and the multiplexors can easily be implemented by four , 
4 x 8 ROM, with G select signals as the address control lines of each ROM . 
The coefficients of g(x) selected on each chip are shown in Fig. 6 . 
3 . 2 Finite Field Multiplier 
Next we will discuss the architecture of the finite field multiplier. To 
connect the multiplier properly between chips and at the same time minimize the 
number of input/output pins used, a linear feedback shift register type of 
multiplier [9] r ather than a ROM table lookup type of multiplier [4] is adopted. 
The multiplier used is of a serial-parallel type. The J -bit gener ator poly-
nomial coefficient is read out from the ExJ-bit ROM table and fed into the 
multiplier J - bit in par allel whereas the other input, generated by the feedback 
input (pin 2) " ANDed" with the feedback enable (pin 1), is fed into the 
multiplier biL-by-bit in serial . 
The output of the multiplier is loaded into an 8 - bit shift r egister in 
parallel at the end of every 8th bit c lock (1 symbol clock time). The parallel 
data is serialized by this shift register. The most significant bit (MSB) 
output of this shift register is added with the MSB of the 40- bit shift 
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register, which is either on the same chip or on a different chip, and the re-
sulting data is shifted into the least significant bit (LSB) of the next 40- bit 
shift r egister . The adder is implemented by a two-input EXCLUSIVE-OR gate 
(ther e are eight EXCLUSIVE-OR gates on each chip). Each adder takes an input 
.. 
from a multiplier output which is either on the same chip or on a different 
chip , depending on the coefficients of the generator polynomial. 
3 . 3 Input and Feedback Control Switches 
The switch #1 shown in Fig. 4 is implemented by an AND gate on the chip 
with the bit-serial data input (pin 3) and the feedback enable signal as the 
two inputs. The feedback enable signal is provided by an external modulo 255 
counter which is driven by a clock equal to the bit clock divided by 40 (see 
Fig . 6) . This signal is true when the counter is counting from 1 to 223; 
otherwise it is false. The output of switch #1 is added with the MSB of the 
40-bit shift register S5 output on the same chip to generate the feedback out-
put signal (pin 5). This signal is redundant in all but the first chip (see 
Fig. 6). 
The switch #2 shown in Fig. 4 is implemented by an AND gate on the chip 
with the feedback enable and feedback input signals as the two inputs. The 
feedback input signals on all chips (pin 2) are connected to the feedback out-
put signal (pin 5) on the first VLSI chip . The output of switch #2 is fed 
into all multipliers on the chip bit-by-bit in serial . 
3.4 Input/Output Data Connections 
There are eight input/output l ines on each chip . Of these eight lines , 
four lines (pins 8 , 9 , 11, 17) are input lines and the remaining are output 
lines (pins 6 , 7, 10, 13) . Pin 8 is normally connected to pin 6 on the same 
chip except fo r the last chip, where pin 8 is grounded . Pins 7 and 9 a r e 
normally connected to pins 17 and 13, respectively on the next chip except for 
the last chip, wher e pin 7 is connected Lo pin 11 on the same ch.ip and pin 9 
is connected to pin 4 on the first chip . Thus one has a railroad type of data 
connections between chips . The reason for connecting pin 4 on the first chip 
to pin 9 on the last chip is a consequence of an inherent 8 - bit multiplier 
delay . To replace the multiplier on the x 0 position by the switch #1 output, 
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one needs to delay this output also by 8 bits to lineup the bits . For other 
chips besides the first chip, the 8-bit register outputs are not used . 
The encoder output is taken 8 bits earlier from the MSB of the last 40-
bit shift register on the first chip. This is because when the last bit of 
the last symbol in the information part of the code is shifted into the en-
coder , the contents of each multiplier are loaded into the 8 - bit output shift 
registers waiting to be added with the MSB of the 40-bit shift registers. 
These 8-bit symbols in the multiplier output registers are actually belong to 
the fifth codeword in the interleaved code array. However the parity-check 
of the first codeword is already being computed and now sitting 8 bits from 
the MSB ' s of each 40-bit shift registers. Hence the 32-bit output (pin 14) of 
the last 40-bit shift register on the last chip is the output of the VLSI RS 
encoder system. This output is taken when the external modulo 255 counter is 
counting from 224 to 255 . Since at these times switches #1 and #2 are turned 
off , the entire VLSI encoder system is behaving like an Ix2ExJ-bit (e.g . 5 x 
32 x 8-bit in the design example) shift register. Thus the 5 x 32 , 8-bit 
parity-check symbols are read out from the VLSI RS encoder bit-by-bit in serial 
and appended to the 5 x 223, 8-bit information symbols . 
Another way to partition the RS encoder shown in Fig. 4 into four section! 
is to include 8 rows of logic in each column into one section . Each section is 
then realized by a universal VLSI RS encoder chip. The logic structure of 
this chip is very similar to the one shown in Fig . 5 except now one has to 
provide output pins to all multipliers and input pins to all adders on the 
chip . Hence this chip uses 6 more input/output pins than the one shown in 
Fig. 5 . The interchip connections between adders and multipliers are similar 
to the pyr amid type of connections shown in Fig. 2. 
IV. VLSI RS Encoder Chip Size Assessment 
It is estimated that it is impossible to put the entire VLSI RS encoder 
chip design on a 235x235 mils CMOS/bulk VLSI chip using a 7~ standard cell 
approach on all logic. However , if one uses custom RAM and ROM cells design 
to implement the 40-bit static shift registers and the 16x8 table and 7~ 
standar d cell design for the rest of the logic, then it is possible to have a 
one-chip design. 
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V. Performance of the VLSI RS Encoder System 
For design v e rification, both the shift register version and the RAM 
version of the VLSI RS encoder chip and VLSI RS encoder system are implemented 
using discrete CMOS IC ' s and are now operational. The throughputs of these lwo 
versions are BOOK bits/sec for the shift r egis t e r version and 200K bits/sec 
for the RAM version . These throughputs are expected to go much higher if the 
actual VLSI encoder chips are used. 
VI . Conclusions 
We have just shown the logic s tructure of a symbolic-slice VLSI RS en-
coder chip and the VLSI RS encoder system built by these chips . A design ex-
ample has been g ive n for a (255,223) VLSI RS encoder chip and VLSI RS encoder 
system . It has been shown that an RS encoder consists of four identical CMOS 
VLSI RS encoder chips connected together may replace around 40 CMOS IC ' s re-
quired by an encoder design optimized for discrete IC's. Besides the size 
advantage, the VLSI RS encoder also has the potential advantages of requiring 
l ess power and having a higher r e liability. 
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